Homework 4

(Due date: November 14th @ 11:59 pm) Presentation and clarity are very important! Show your procedure!

PROBLEM 1 (12 PTS)

• Complete the timing diagram of the following circuit. $G = G_3G_2G_1G_0 = 1011$, $Q = Q_3Q_2Q_1Q_0$



PROBLEM 2 (21 PTS)

- Design a counter using a Finite State Machine (FSM): Counter features:
 - ✓ Count: 000, 001, 011, 101, 111, 010, 100, 110, 000, 001, 011, 101, ...
 - $\checkmark~$ Input E: Synchronous input that increases the count when it is set to `1'.
 - $\checkmark~$ Output z: It becomes `1' when the count is 110.
 - $\checkmark~$ resetn: Asynchronous active-low input signal. It initializes the count to 000 .



- Provide the excitation equations (simplify your circuit using K-maps or the Quine-McCluskey algorithm) (5 pts)
- Sketch the circuit. Is this a <u>Mealy</u> or a <u>Moore</u> machine? Why? (3 pts)

PROBLEM 3 (20 PTS)

• Sequence detector: The machine generates z = 1 when it detects the sequence 00110101. Once the sequence is detected, the circuit looks for a new sequence.

resetn

clock

Ε

COUNTER

E



3∠

ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-2700: Digital Logic Design



PROBLEM 4 (15 PTS)

Provide the state diagram (in ASM form) of the FSM whose VHDL description is shown below. Is it a <u>Mealy</u> or a <u>Moore</u> FSM?
Complete the Timing Diagram. (9 pts)



PROBLEM 5 (18 PTS)

 Complete the timing diagram of the following digital system that includes an FSM (in ASM form) and a datapath circuit. Generic components: counter, parallel access shift registers, register. See *Lecture Notes – Unit 6* for their behavior.



PROBLEM 6 (14 PTS)

 Attach a printout of your Project Status Report (no more than 3 pages, single-spaced, 2 columns). This report should contain the current status of the project, including more details about the design and its components. You <u>MUST</u> use the provided template (Final Project - Report Template.docx).